SiROP
Login   
Language
  • English
    • English
    • German
Home
Menu
  • Login
  • Register
  • Search Opportunity
  • Search Organization
  • Create project alert
Information
  • About SiROP
  • Team
  • Network
  • Partners
  • Imprint
  • Terms & conditions
Register now After registration you will be able to apply for this opportunity online.

Design of analog front-end for CMOS-based neural interfaces

This project focuses on the design of low-noise, low-power, compact amplifiers for next-generation neural interfaces.

Keywords: Microelectronics, VLSI, CMOS, LNA, electronics, analog integrated circuit design, neural interface.

  • Neural interfaces aim to create connections between neurons and computers, facilitating advanced electrophysiology studies and paving the way for restoring lost functions in the nervous system. CMOS technology enables low-noise recording from thousands of electrodes in parallel, either in vitro or in vivo. The central functionality of most neural interfaces is action potential detection, which necessitates low-noise amplifiers optimized for power and area efficiency. In this project, students will be involved in various stages of the design process, including system design, amplifier topology selection, noise/power/area optimization, layout, and post-layout simulations. Long projects may also encompass the tape-out and testing of chips, providing a comprehensive experience in neural interface development. The position is located in Basel and is available for master's thesis and semester projects throughout the year. Part-time remote work arrangements can be discussed.

    Neural interfaces aim to create connections between neurons and computers, facilitating advanced electrophysiology studies and paving the way for restoring lost functions in the nervous system. CMOS technology enables low-noise recording from thousands of electrodes in parallel, either in vitro or in vivo.

    The central functionality of most neural interfaces is action potential detection, which necessitates low-noise amplifiers optimized for power and area efficiency. In this project, students will be involved in various stages of the design process, including system design, amplifier topology selection, noise/power/area optimization, layout, and post-layout simulations. Long projects may also encompass the tape-out and testing of chips, providing a comprehensive experience in neural interface development.

    The position is located in Basel and is available for master's thesis and semester projects throughout the year. Part-time remote work arrangements can be discussed.

  • Not specified

  • Dr. Fernando Cardes (Fernando.cardes@bsse.ethz.ch)

    Dr. Fernando Cardes (Fernando.cardes@bsse.ethz.ch)

Calendar

Earliest start2024-07-01
Latest endNo date

Location

Bio Engineering Laboratory (ETHZ)

Labels

Semester Project

Master Thesis

Topics

  • Engineering and Technology
SiROP PARTNER INSTITUTIONS